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Martin Synthesis yields quasi–delay-insensitive (QDI) circuits, expressed in production–rule-set (PRS) form.
Under an atomic circuit evaluation model, these circuits are provably correct. However, not all physical cir-
cuit implementations provide the atomic transitions needed to satisfy the atomic circuit model. This can cause
operational failures in real circuits, as we illustrate. Nonetheless, circuits with non-atomic transitions can faith-
fully implement the atomic circuit model when combined with a few simple slewtime constraints. To generalize
this, we present a non-atomic circuit model, and we prove that any non-atomic circuit satisfying the slewtime
constraints implements the atomic circuit model. To synthesize correct physical circuits, therefore, one can use
Martin Synthesis assuming atomicity, and then physically implement the resulting circuit using the slewtime
constraints as design rules.
0.1 Acknowledgements
Thanks to Alain Martin for developing the foundations of the subject, for an elegant P/N fork model, for sug-
gesting that I consider a multiatomic model, and for highlighting the question of whether variable-assignments
are assumed to be atomic. Thanks to Mika Nystro¨m for writing the alint program, for experimentally demon-
strating that slewtime constraints can be used as design rules, for suggesting that I justify the introduction of
global time, and for words like “diatomic”. Thanks to Andre´ DeHon for help with the abstract and general work
partitioning. Thanks to the Caltech Asynchronous VLSI Group for feedback and for developing the background
material.
2
Contents
0.1 Acknowledgements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
1 Introduction 5
2 Background on Martin Synthesis 5
2.1 Correctness by Construction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2.2 Quasi–Delay-Insensitivity (QDI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
2.3 Production Rule Sets (PRS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2.4 Semantics of PRS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.5 Stability and Noninterference . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.6 Martin Synthesis Example: ∗[L;R] Buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
3 The Question of Atomicity 11
3.1 Feedback Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
3.2 Spurious Ring Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
3.3 Necessity of Slewtime Restrictions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
3.4 Theoretical Solution: Atomic Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
3.5 Practical Solution: Observation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
3.6 Our Non-Atomic Model: The Diatomic Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
3.7 Diatomic Model Semantics: The P/N Fork Model . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
3.8 Global Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
4 Atomic Model Formulations 17
4.1 The Sequential Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
4.2 The Timestamp Model and its Sequential Equivalence . . . . . . . . . . . . . . . . . . . . . . . . 18
5 Nonatomic Model Formulation 19
5.1 The P/N-Fork Model: A Diatomic Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
5.2 Weak Vacuity Condition in the P/N-Fork Model . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
5.3 Extending Stability and Noninterference to the Diatomic Model . . . . . . . . . . . . . . . . . . . 20
6 Relating the Models using Observation 21
6.1 Observation Rule and Observation Theorem Statement . . . . . . . . . . . . . . . . . . . . . . . . 21
6.2 Observation Theorem: Assumptions & Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
6.3 Observation Theorem: Proof Roadmap . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
6.4 Calendars in the P/N-Fork Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
6.5 Choice of Observation Rule . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
6.6 Transmission Errors Are Ruled Out . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
6.7 Method of Ruling Out Execution Errors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
6.8 The VDD Parameter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
6.9 Low VDD Versus High VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
6.10 Progress Holds in the P/N-Fork Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
3
6.11 Observation Theorem Proof, Low VDD Case . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
7 Constrained P/N Fork Model 30
7.1 A Closer Look at Slewrates and Feedback Delays . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
7.2 Minimum-Delay Annotations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
7.3 Propagation Paths . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
7.4 Minimal Perturbation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
7.5 Propagation Property . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
7.6 Slewtime Annotations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
7.7 Interference in Combinational Transitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
8 Proof of the High VDD Observation Theorem 35
8.1 Progress . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
8.2 The Slewtime Constraints . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
8.3 Safety . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
8.4 Nonatomic Noninterference . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
8.5 Nonatomic Stability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
9 Design Examples 38
9.1 Slewtime Constraints for CMOS Implementable Rules . . . . . . . . . . . . . . . . . . . . . . . . 38
9.2 Cyclic Constraints . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
9.3 Isochronic Non-Directed Cycles . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
9.4 PCHB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
9.5 PCFB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
10 Integrating the Low-VDD and High-VDD Theorems 43
10.1 Observation Theorem for the Multi-Atomic Models . . . . . . . . . . . . . . . . . . . . . . . . . . 44
11 Properties of Global Time 45
11.1 The Successor Relation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
11.2 The Partial Order . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
11.3 Multiple Partial Orders May Be Required . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
11.4 Topological Embeddability in Global Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
11.5 Geometrical Embeddability in Global Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
11.6 Zeno’s Paradox . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
11.7 Weaker Definitions of an Execution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
References 50
Index 51
4
1 Introduction
Martin Synthesis is a methodology used to construct an asynchronous circuit from a specification. The resulting
circuit, expressed in Production Rule Set (PRS) form, is Quasi–Delay-Insensitive (QDI), i.e. it is correct in the
absence of assumptions about operator delays[1]. We shall assume that correctness means there is a proof that
all possible circuit behaviors adhere to the specification.
To prove anything about all possible circuit behaviors, it is important to have a definition of what constitutes
all possible circuit behaviors for any PRS (or, at least, for any synthesizeable PRS). Such a definition is called a
semantic model.
We argue that the most important attribute of the semantic model of PRS is whether or not transitions
are atomic. This attribute was previously thought to be irrelevant[2][7]. In any semantic model of PRS, it is
necessary to define events and to restrict the ordering between some of them. Transitions are atomic if, in each
behavior, each transition is a single event.
We begin the paper by reviewing the formulation of correctness used in Martin Synthesis (section 2). We show
that if transitions are atomic, then the PRS is correct without additional assumptions (section 3.4). However,
if the transitions are non-atomic, then slewtime assumptions are required (section 3.3). The rest of the paper is
devoted to proving the sufficiency of these slewtime assumptions.
We begin our formulation by presenting observation, (section 3.5) a method of understanding when the non-
atomic behaviors implement an atomic specification. We then justify a choice of non-atomic model (section 3). We
proceed to formalize the atomic model, (section 4) the non-atomic model (section 5), observation (section 6), and
the necessary slewtime constraints (section 7). Finally, we prove that these constraints are sufficient (section 8),
and consider the practical implications of this result (section 9).
2 Background on Martin Synthesis
Martin Synthesis is a method for compiling high-level specifications into QDI circuits. The target language
describing the resulting circuits is called Production Rule Sets (PRS) [1].
The circuits compiled by Martin Synthesis are entirely asynchronous and do not use a clock. These circuits
have been used in several high-performance CPU designs, including the CAM[9], MiniMIPS[3], and Lutonium[10].
2.1 Correctness by Construction
Martin Synthesis is correct by construction. This means that the construction method generates a proof that all
possible dynamic behaviors of the final design adhere to the high-level specification that the engineer starts with.
The design is initially specified as a sequential program and transformed through a sequence of description levels
(CHP, HSE, and PRS). Each description in the sequence provably implements its specification, the previous
description. The final design is a chip implementing the original specification.
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2.2 Quasi–Delay-Insensitivity (QDI)
Delay insensitivity (DI) means delay can be added to any operator or wire without affecting correctness. This
allows more transformations to be applied than what would otherwise be possible. Unfortunately, strict DI can
only implement trivial specifications.[2]
Quasi–Delay-Insensitivity (QDI) allows non-trivial specifications to be implemented by allowing delay
on operators but not on wires. This property holds for all behavior models of all description levels used in Martin
Synthesis (CHP, HSE, and PRS). The properties hold because these models only assume that commands execute
eventually when they are enabled. In particular, there are no timing assumptions. I.e. the models do not
allow assumptions of the form “command A completes before command B because command A is faster than
command B”. Commands can wait for other commands to complete, but they cannot rely on the speed of other
commands:
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State−var Compilable HSE
Model: message passing
Model: shared variables
(sharing for channel
implementation only)
Model: guarded commands
(boolean variables only)
Model: analog diffeqs
Transistor connection netlist
Production Rule Sets
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Communicating Hardware
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Figure 1: Martin Synthesis: No Timing Assumptions.
In this paper, we will show that timing assumptions must be added in the final step of compiling PRS into
CMOS circuits. However, we will use an existing abstraction of PRS, so as not to require timing assumptions to
be added to any of the higher-level compilation steps.
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2.3 Production Rule Sets (PRS)
A PRS is a set of nodes with initial values (0 or 1), and a set of gates connecting to those nodes. In the simplest
version of PRS, each circuit gate, with output node y, is expressed as exactly two PRs, g → y ↓ and q → y ↑.
g and q are boolean functions, called guards, of other nodes in the circuit. The guard g determines when the
pulldown network (PDN) conducts, and the opposing guard q determines when the pullup network (PUN)
conducts:
PRS
) ym1 2, wq(w , ... , w
g(x , ... , x, x21 ) yn
(p−trans)
PUN
PDN
(n−trans)
Inputs
2
1
m
w
w
w
x
2x
x
1
n
y
Output
Figure 2: The CMOS-gate implementation of a general pair of PRs.
In Martin Synthesis, PUNs are implemented only in p-transistors, and PDNs are implemented only in n-
transistors, as this results in the best voltage regeneration.
As shown in Figure 3, PRS describes both combinational gates such as NAND gates, and state-holding gates
such as C-elements. If the guards are complementary, (as in the NAND gate) then for any input, exactly one
network conducts and so the output is always a function of the current input; i.e. the gate is combinational.
Otherwise there is an input combination for which neither network conducts, and it is assumed that in this case
the gate holds state.
C−element
C
a
b
a
b
a b x
a b x
x y
a b x
a b x
CMOS:
PRS:
NAND gate
Figure 3: PRS for NAND and C-element gates.
Interpreting y ↓ and y ↑ as shorthand for y := false (i.e. 0) and y := true (i.e. 1), respectively, a generic
production rule then has the form:
g → y := v
where g is the guard, y is the target node, and v is the target value.
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2.4 Semantics of PRS
There are a number of possible semantics for PRS. Before discussing a particular semantic model, let us recall[1]
three important properties that any PRS semantics should have:
1. An execution is a set of events. Each event is the firing of a PR. The firings of a single PR form a sequence.
In other words, an execution is some sort of concurrent composition[1] of PR-firing–sequences. (In this
paper, we will henceforth avoid using the phrase “concurrent composition”, however, as it is a vague term
that does not indicate whether or not sequences are interleaved atomically. See section 3.4).
2. The system state is an assignment of a value to each node. The effect of an event is to change the value
of the target node of the PR to the target value of the PR. I.e. after the event executes the system state
is the same as it was before the event executed, except for this change.
3. An execution must satisfy liveness and safety. A PR is (nonvacuously) enabled whenever its guard is
true and its target does not yet have its target value. Liveness (a.k.a., progress) is the requirement that
any enabled PR eventually fire (or become disabled). Safety is the requirement that an event can only
occur when its PR is enabled. (To simplify analysis, we have ruled out ineffective and vacuous events. An
equivalent approach[1] would be to allow such events but to ignore them in analysis).
2.5 Stability and Noninterference
Any semantics should have the notions of stability and noninterference[1]:
1. An execution is stable if: a PR is never disabled, except through the firing of that PR.
2. An execution is noninterfering if for each gate with guard g and opposing guard q, (g ∧ q) holds always.
We assume that stability and noninterference are part of the specification of every PRS, since our main result
depends on these properties, and they are guaranteed by Martin Synthesis.
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2.6 Martin Synthesis Example: ∗[L; R] Buffer
After decomposition, a design is expressed as a set of CHP processes, typically of the “buffer” form ∗[L;R]. Such
a process repeatedly receives data on input channel L and sends a function of that data (such as an arithmetic
operation) on output channel R. For now, ignore the fact that data is sent; we will consider a circuit with the
proper communication sequence, and data can easily be added later. We are using the following notation:[1]
Expression Meaning
L communication on channel L
L wires implementing channel L
Le (unless otherwise noted, initial wire value is 0).
[Re ∧ L] Wait for condition [Re ∧ L] to hold.
∗[Body] Repeat Body forever.
S1;S2 Perform S1 and then S2, sequentially.
Figure 4: Expressions used in CHP and HSE
Each CHP process is compiled into HSE as follows. First, each communication on a channel is compiled into
(i.e. replaced by) a sequence of handshake phases on the wires implementing that channel. Assuming four-
phase handshakes, L is compiled into Le↑; [L];Le↓; [¬L], and R is compiled using a complementary handshake:
CHP Process ∗[ L ; R ]
↓ compile (communications → DI handshakes)
HSE Process ∗[ Le↑; [L];Le↓; [¬L] ; [Re];R↑; [¬Re];R↓ ]
↓ reshuﬄe
HSE Process {Le↑}; ∗[ [Re ∧ L];R↑;Le↓; [¬Re ∧ ¬L];R↓;Le↑ ]
↓ add bubble and state variables
Implementable
. . .; ∗ [ [Re ∧ L]; R↓;Le↓; [¬Re ∧ ¬L]; R↑;Le↑ ]HSE Process
Figure 5: Using Martin Synthesis to obtain implementable HSE for the ∗[L;R] buffer.
In reshuﬄing, the phases are then re-ordered to form a new interleaving of the L and R handshakes which
is easier to implement. Additional variables are then added to facilitate implementation. In the above example,
just one variable was added: R (of which R becomes a negated copy). The HSE is now ready to be implemented
in PRS.
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The last step is to find a PRS that implements the following HSE:
∗[[Re ∧ L]; R↓;Le↓; [¬Re ∧ ¬L]; R↑;Le↑] (1)
Such a PRS can be found using the following procedure[1]:
1. Assume the hypothesis that the HSE holds.
Compute the values of all output variables at each semicolon, using this assumption.
2. Ensure that when a PR’s assignment appears in the HSE, the PR is enabled.
3. Ensure that no PR having the form · · · → y := v is ever enabled when y 6= v in the HSE.
The simplest PRS obtainable in this manner for our HSE specification is as follows:
L C Le
Re
Re ∧ L → Le↓
¬Re ∧ ¬L → Le↑
R_R
R = Le
R → R↓
¬ R → R↑
Re
C
Le
L R
Figure 6: Martin-Synthesized PRS for the ∗[L;R] buffer derived in Figure 5.
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3 The Question of Atomicity
3.1 Feedback Example
The PRS buffer implementation shown in Figure 5 makes assumptions about its environment. For example, it
assumes that each transition on R will be followed by a single transition in the opposite direction on Re. This
R/Re environment can be modeled by an inverter. By bringing this inverter into the circuit, we can remove all
actions on R and Re from the HSE, obtaining the following HSE and circuit:
∗[[L];Le↓; [¬L];Le↑]
R/Re
CL
Le
Re
environment
model of
Figure 7: Circuit vulnerable to slow transitions on x.
To be correct, the circuit must behave according to the HSE. In this case, the HSE predicts one output
transition on L per input transition on Le (assuming the environment waits for each L transition before producing
an Le transition). We now proceed to show that the HSE is violated for slow transitions on L.
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3.2 Spurious Ring Oscillator
The analog CMOS implementation of the circuit shown in Figure 7 is shown at left in the following figure (we
have renamed the nodes without changing the circuit):
a
y
x
x
a
a
y
x
a
C
DpV(x) < V
y
a
a
TnV(x) > V
y
Figure 8: When x has an intermediate analog value, it enables N and P transistors simultaneously. This leads
to behavior not possible in a digital, atomic model.
Suppose x rises very slowly, so that for a long period of time its analog value is simultaneously one n-threshold
(i.e., one VTn) above ground and one p-threshold (i.e., one VTp) below the supply voltage VDD. If the C-element
in is implemented as shown above, then it behaves as an inverter when x has the intermediate analog value.
This virtual inverter is in a loop with the other two inverters, forming a free-running ring oscillator. This
results in failure: for each input transition, there are an arbitrary number of output transitions, while an atomic
model of the PRS for Figure 7 predicts just one.
3.3 Necessity of Slewtime Restrictions
We define a transition as the time interval when VDp < V (x) < VTn, and the slewtime as the duration of the
transition. The previous example illustrates that slewtimes must be restricted to achieve specified behavior.
This fact has long been known. The most obvious possible problem with unrestricted slewtime is that two
transitions on a single node might overlap in time. This problem is called a transmission error, and can be
avoided by requiring slewtimes to be less than feedback delays, as shown by Alessandro DeGloria et. al.[5]
A more general problem with unrestricted slewtime is that a single transition might overlap with a sequence
of transitions on a single gate input, as in the example in section 3.2. This problem is coincidentally avoided by
checking the same condition (slewtimes must be less than feedback delays). This fact has also been known for
some time, though only experimentally. Spurious oscillators were avoided in the MiniMIPS project by checking
slewtimes using the alint program[4].
In this paper we will prove in general that any PRS resulting from Martin Synthesis properly implements its
HSE if slewtimes are restricted.
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3.4 Theoretical Solution: Atomic Assignments
We can rule out the unwanted behaviors by assuming that assignments to variables are atomic. I.e. we must
assume that each firing is a single action in the execution. Whether or not the circuit evaluation model is atomic
depends on what types of interleavings of PR firing sequences are allowed. The simplest atomic model defines
an execution as any sequence of PRs satisfying safety and progress. Martin Synthesis is correct in this model[1].
Martin Synthesis is in fact provably correct in any atomic model. We show that any atomic model is equivalent
to the sequential model, as follows: first we show that the sequential model is equivalent to a timestamp model
(section 4.2). Then we show that any atomic model can be embedded in global time (section 11).
3.5 Practical Solution: Observation
Unfortunately, a model of atomic assignments is not physical. It is equivalent to zero slewtime, which is not
always directly implementable. We therefore must allow an underlying non-atomic model. Since the non-atomic
model does not always behave properly, however, we must determine constraints such that this model implements
the atomic model.
What does it mean for one model to implement another? The atomic model is implemented if for any
non-atomic execution L, the results can (at the very least) be observed on an oscilloscope and they agree with
some atomic execution. If the atomic model said the program would output the number 13, then the final
implementation (the chip) ought to output the number 13. We will formalize observation in section 6.
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3.6 Our Non-Atomic Model: The Diatomic Model
A non-atomic model must define the effect of a non-instantaneous transition. Consider a downgoing transition
(i.e. an assignment of value 0 to a variable that was previously 1). Before the assignment, the variable has value
1, and after the assignment, the variable has value 0. So far, we have not described anything that doesn’t happen
in an atomic assignment.
The fact that the assignment is non-atomic means that there are local effects during the assignment which
cannot be modeled as a single action on the binary variable. There are several effects worth considering:
1. P/N Transistor Thresholds. As in Figure 8, the implementation of the variable might be in an analog
region where it simultaneously enables both pullups and pulldowns.
2. Isochronic Fork. The variable might consist of an isochronic fork[1]: there might be copies of the variable
which are assumed to switch at the same time. However, there will always be some difference in which the
variable is seen to switch at the different copies. While some copies have received the new value but others
have not, the variable might simultaneously enable pullups and pulldowns, just as in the P/N transistor
thresholds case. We analyse this model in section 10.1.
3. Non-Monotonic. Due to noise, the variable implementation might cross a logic threshold several times[1].
All of the above examples can be understood in terms of a 0-X-1 model: after an assignment, the variable has
the assigned digital value until a subsequent assignment begins. During an assignment, the variable has the
value “X”, which might enable any (otherwise-enabled) production rule in which it appears. This is the weakest
possible assumption:
Thresholds
Isochronic
Fork
Non−Monotonic
0−X−1 (most general)
(Martin)
Diatomic (DeGloria)
x
x(t)
1
S I
X 0
S C
V
V
Dp
Tn
t
S (x:=0)
Atomic
P/N Transistor
Figure 9: A wide variety of non-atomic models can be understood as a diatomic 0-X-1 model.
14
Also, all of the above models can be analysed as what we call a diatomic model: a model in which each
assignment S is executed as two statements SI and SC which Initiate and Complete the assignment[5]. A
diatomic model was previously used to analyse transmission errors, but not 0-X-1 states[5]. We extend the
analysis to 0-X-1 states.
3.7 Diatomic Model Semantics: The P/N Fork Model
We model 0-X-1 behavior for any PRS, as follows. We construct a modified circuit in which each node x is
extended by delayed nodes xn and xp. xp feeds p-transistors; xn feeds n-transistors. The atomic behaviors of the
modified circuit are 0-X-1 behaviors. An assignment to x is considered to be in progress (i.e. x = X) whenever
xn 6= xp. As desired, x can simultaneously enabled pullups and pulldowns when in this state.
For example, suppose we want to verify the PRS system of Figure 7 in the P/N fork model. We would have
to verify the atomic behaviors of the following circuit:
a
xn
xp
yx
Figure 10: System of Figure 7 in the P/N fork model
This model is further discussed in section 5.1.
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3.8 Global Time
Consider the following atomic behavior of the circuit shown in Figure 10:
{steady state with a = x = 1}; xp↓; {a y}; y↑; a↑; y↓; xn↓
feedback delay
slewtime
Figure 11: Trace in which unsafe event y↓ occurs.
(the notation {a y} means that unless there are further xp or xn changes, the node y always eventually
becomes ¬a).
The circuit fails when the unsafe event y↓ occurs. The unsafe event is allowed to occur because a↑ occurs
before xn↓. Evidently, circuit correctness depends on the ordering of a↑ and xn↓. This ordering is determined
by delays along different paths through the circuit.
The most general way to model orderings caused by delays along different paths through the circuit is by
introducing global time. I.e., we assume that each event occurs at some global time. This assumption allows
comparison of delays along different paths. There is no loss of generality for making this assumption (see
section 11. Also, the assumption of global time leads to the simplest possible model formulation.
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4 Atomic Model Formulations
4.1 The Sequential Model
What are the possible semantic models of PRS? Recall that the firings of a single PR form a sequence. Thus,
in any model, each firing of a PR must be distinguished from subsequent firings of the same PR. Therefore an
event is generally a PR together with an index, timestamp, or other distinguisher. The simplest possibility is to
define an execution as any sequence of PRs [1] satisfying liveness and safety (as defined in Section 2.4). Clearly
this model satisfies the criteria: the firings of a single PR are distingushed by their increasing positions in the
complete execution sequence, and form a subsequence. This model is called the sequential model.
Two important verification methods work in the sequential model:
1. One can prove that a PRS implements a sequential HSE by tabulating the state space[1].
2. Stable PRS is deterministic, so that if an arbitrary execution is correct, then all executions are correct,
assuming the specification is limited to handshake sequences[8].
Even though these methods might be model-independent (within limits), we assume that when a PRS has been
correctly constructed it is (at least) correct in the sequential model. The methods can at least be proven in this
case.
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4.2 The Timestamp Model and its Sequential Equivalence
We have just argued that the sequential model is a convenient abstract specification. However, it has the
annoying restriction that events cannot occur simultaneously, while this could theoretically happen in a physical
implementation. This discrepancy would complicate our analysis by preventing a direct correspondence between
time in the specification and in the physical implementation.
The simplest possible time correspondence is achieved by using a specification model in which each event has
a physical timestamp. Events are simultaneous if their timestamps have the same value. For consistency of our
analysis we formulate a particular model having such timestamps, which we call the timestamp model. We
complete its definition, to achieve the three necessary properties of PRS semantics, as follows:
1. An event is a PR together with a real number timestamp. To ensure that the firings of a single PR form
a sequence, we consider only calendars: sets of events whose timestamps do not have limits other than
infinity (see section 11.6), without simultaneous assignments to a single node.
2. System state: To simplify the safety condition, we adopt the following endpoint convention: a value
assigned at time t holds over some semi-open interval (t, t′]. Specifically, a node’s state at time t is the
target value of the latest event targeting the node before time t (or the initial value of the node if no such
event).
3. An execution is any live, safe calendar. Liveness: no rule is indefinitely enabled. Safety: an event with
timestamp t must be enabled at time t.
Under stability, the timestamp model implements the sequential model[1], and this is easily seen: the times-
tamp model does not eliminate any behaviors, but it introduces new behaviors in which there are groups of
simultaneously firing PRs. Nonetheless, each of these groups can be exploded into a short sequence, i.e. a
sequence that is fast enough that it does not overlap with other events in the execution. Under stability, this
results in an execution without concurrently firing PRs.
Thus any timestamp execution implements a sequential execution. And the timestamp model is more con-
venient to physically implement than the sequential model. Therefore we choose the timestamp model as our
atomic model (i.e., as our specification model).
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5 Nonatomic Model Formulation
The goal of this paper is to understand when nonatomicity of PR firings causes circuit failure, so that conditions
can be derived that are provably sufficient to eliminate all failures. To this end, we formulate a model which
accurately describes the effect of nonatomic PR firings.
5.1 The P/N-Fork Model: A Diatomic Model
Nonatomic assignments arise in the CMOS implementation of a PRS. In the implementation, each node x
connects to several transistor inputs. In particular, it is an input to at least one PDN and at least one PUN (see
section 2.3). In general, the PDN input threshold VTn differs from the PUN input threshold VDp (
def
= VDD−|VTp|).
The CMOS implementation of the circuit in Figure 7 can fail because the analog signal x(t) is continuous and
cannot cross both of these thresholds at the same time. A failure occurs if x(t) spends too long in transition, i.e.
in a region where it has crossed one threshold but not the other. Specifically, during the transition, x can enable
both PUNs and PDNs. We will also consider the case where x enables neither PUNs nor PDNs, which occurs if
VDD < VTn+p (
def
= |VTn|+ |VTp|).
Our model must describe the effect of a signal crossing one threshold without crossing the other. We do this
as follows (thanks to Alain Martin for this suggestion): replace each circuit node x by two nodes, xp and xn. xn
is true whenever x enables PDNs, and xp is false whenever x enables PUNs. A transition on x is some ordering
of the same type of transitions on xp and xn. I.e., the nonatomic behavior of the original circuit is equivalent to
the atomic behavior of a modified circuit in which x has two delayed copies, one feeding to PUNs and another
feeding to PDNs:
x(t)
xp
PDN
(n−trans)
y
xn
VDp
nx
(p−trans)
PUN
x z
VTn
px
t
Figure 12: The nonatomic transition x↓ is equivalent to some interleaving of xp↓, xn↓ in the modified, atomically
modelled circuit.
We call this model the P/N-Fork model. It has the virtue of covering both interleavings of xp↓, xn↓,
allowing us to change VDD without changing our basic model.
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5.2 Weak Vacuity Condition in the P/N-Fork Model
We will make the P/N-fork model into an execution model when we justify a choice of event format in Section 6.4.
For now, assume we have an event format. As in the timestamp model, a calendar is an execution if and only if it
satisfies safety (only enabled rules execute) and progress (enabled rules eventually are disabled). What remains
is to define what it means for a rule to be (nonvacuously) enabled.
We define the system state just as in the timestamp model, except now we assign values to the new variables
of the form xn and xp. A pulldown guard is evaluated in terms of the n-subscripted versions of its variables,
while a pullup uses the p-subscripted versions.
Recall that a rule is enabled if the guard is enabled and the target has not yet been assigned. This would be
an ambiguous definition of enabling in the P/N-Fork model, since the target is now represented by two variables.
We solve this problem by requiring that both variables differ from a new target value before that target value
can be assigned. This choice will simplify our analysis by removing vacuous events from consideration.
5.3 Extending Stability and Noninterference to the Diatomic Model
In the atomic model, a PRS is stable if each production rule remains enabled until it executes. In other words,
for each rule g → y := v, the guard g can only be invalidated when y = v.
In the P/N-Fork model, y is implemented as two variables, and we say that a diatomic execution is stable if
both of these variables must be assigned before g can be invalidated. In general, an atomically stable PRS is not
diatomically stable. However, diatomic stability is important to the implementability of diatomic PRS, as it is
a step towards guaranteeing analog stability. Diatomic stability implies (but is not guaranteed by) the absence
of transmission errors (which have been separately analysed[5]). We therefore present diatomic stability as a
low-level specification to the electrical implementation.
Similarly, atomic noninterference does not imply diatomic noninterference, so diatomic noninterference must
also be proved. In summary, to prove correctness of diatomic PRS, we must show three properties:
1. The diatomic behaviors implement the high-level atomic specification (see section 6).
2. The diatomic behaviors are stable, adhering to the low-level specification.
3. The diatomic behaviors are noninterfering, adhering to the low-level specification.
A violation of property 1 is called an execution error, and a violation of property 2 or 3 is called a transient
error. The remainder of this paper focuses on ruling out execution errors and transient errors.
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6 Relating the Models using Observation
The primary goal of this paper is to prove that under slewtime constraints, nonatomic PRS implementations
faithfully implement the atomic model. As a first step towards mathematical formulation of this statement, we
have justified the choices of P/N-Fork and timestamp models as our nonatomic and atomic models, respectively.
To complete the formulation, we now precisely define what it means for one model to implement another. For
reasons soon to be stated, we will call this formulation the observation theorem.
6.1 Observation Rule and Observation Theorem Statement
In any design methodology, a circuit can only be considered correct if it is possible to view the output nodes of
the circuit on an oscilloscope and observe the values given by the circuit’s specification. We assume that every
transition in the atomic model can be observed in the nonatomic implementation. This assumption simplifies
analysis. There is no loss of generality in making this assumption, because at the level of PRS models, output
nodes are not special. Output nodes can have the same functionality as any other nodes, which demonstrates
that a node’s functionality is not reduced by the fact that it can be observed.
In general when one designs hardware (for example, using Martin Synthesis) the behaviors of an implemen-
tation might contain more events (i.e., more PR firings) than the specification. It is also possible for one event
to implement several specification events (usually a special optimization).
Fortunately, at the level of PRS models, we can avoid these complications by defining the implementation
events in such a way that every implementation event corresponds to a unique specification event, with no two
implementation events corresponding to the same specification event. We call this bijective correspondence an
observation rule:
observation rule: 
implemented behavior: 
specified behavior: H
L
Figure 13: L implements H through an observation rule.
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We can state the observation theorem in terms of any such observation rule:
Theorem 1 (Observation) The following two properties hold for any diatomic execution L of any stable, non-
interfering PRS satisfying slewtime constraints (see section 8.2 for formalization) and having no self-invalidating
gates (see section 6.11):
1. L contains no transient errors.
2. Let H denote the calendar (in the specification model) consisting of the image of the observation rule
when applied to L. H is an execution.
Statement 2 says that there are no execution errors. To make it precise, we proceed to define our implemen-
tation events (subsection 6.4) and to select an observation rule (subsection 6.5).
6.2 Observation Theorem: Assumptions & Results
We now review the path that the mathematical objects take through the observation theorem when it is applied.
Begin with a CHP Specification. It is compiled to Atomic PRS through Martin Synthesis. Slewtime
constraints are added, giving Diatomic PRS. We pick an execution, L. Applying the observation rule φ, we
obtain the atomic calendar H. The observation theorem is allowed to modify H producing atomic executions
H ′ (as many times as it wants to). By Martin Synthesis, these H ′ satisfy (atomic) stability and noninterference.
The observation theorem then proves the execution properties of (atomic) safety and progress; i.e. it proves
that H is an execution. It also proves transient properties: that L satisfies (nonatomic) stability and
noninterference.
execution
slewtime
constraint
observation
properties
execution
properties
transient
progress
rule
CorrectnessCorrectness
H
L
safety
constrained timing
safety
progress
stability
noninter−
H’ (any
execution)
stability
noninter−
ference
CHP Trace
ference
Observation
Theorem
Diatomic PRS
(slewtime−
constrained)
Compile
Synthesis
Martin
Atomic PRS
CHP Specification
is an
execution
pick an
execution
is an
Figure 14: Assumptions & Results of the Observation Theorem
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6.3 Observation Theorem: Proof Roadmap
We have four things to prove for any (constrained) diatomic L:
1. Its (atomic) observation H satisfies safety.
2. H satisfies (atomic) progress.
3. L is (diatomically) stable.
4. L is (diatomically) non-interfering.
We begin with the Signal Lemma, (sections 6.11 and 8.1) which relates the state at the same time in L
and H. This gives us result 2, progress: if a rule is indefinitely enabled in H, then it must also be indefinitely
enabled in L.
To prove the remaining facts, we partition the problem according to the ordering of SD, SE . In CMOS, this
ordering is determined by the choice of the supply voltage VDD (section 6.8). We begin by proving the result for
low-VDD executions (section 6.11), i.e. ones in which SE happens first.
We also argue that this case can be integrated into the high-VDD case. We prove two lemmas, the more-
enabled execution lemma and the more-enabled transient lemma, (section 6.11) which show that if we
have proved the high-VDD case, then the observation theorem holds for executions with no restriction on SD, SE
ordering (i.e., both SD;SE and SE ;SD can occur in the same execution).
Finally, we prove the high-VDD case (section 8). Since we have already proved progress, there are three types
of errors that must be ruled out:
1. unsafe event (section 8.3): see below
2. diatomic interference (section 8.4): similar argument to unsafe event
3. diatomic instability (section 8.5): transform to unsafe event
The archetypal example is the case of the unsafe event. Suppose (for contradiction) there is an unsafe event.
Consider the earliest one, (r, tE , tD). We can assume all theorem results hold up to time tE . The guard g (of
rule r) is enabled in L but not in H. By the signal lemma, some terms of g are X. Now we note that if we could
re-interpret the ’X’s in H (e.g. imagine we could slightly change the observation rule) as 0 or 1, then we could
enable g in H. We re-interpret the ’X’s by attempting to perturb (section 7.4) the assignments to the variables.
Note that we have to move them less than one slewtime. If we can perturb the ’X’ terms without disturbing the
other terms, then we can create a pulse in g. This contradicts stability.
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6.4 Calendars in the P/N-Fork Model
Before we can state our observation rule, we need to select a mathematical structure to represent event “se-
quences” in the P/N-Fork model. For the same reasons that we selected the timestamp model over the sequence
model as our specification model, we choose to distinguish events in the P/N-Fork model using timestamps.
Each assignment to x in the atomic model is implemented as two assignments in the P/N-Fork model: one
to xn and one to xp. Each of these assignments has a timestamp. However, to satisfy our requirement (from
the preceding subsection) that no two events implement the same specification event, we consider both of these
timestamps as part of the same event. In summary, an event is a tuple of the following quantities:
1. r, the rule g → y := v that was executed.
2. tn, the time at which yn was assigned.
3. tp, the time at which yp was assigned.
As in the atomic timestamp model, a calendar is any set of events in which the timestamps form a limitless
set, and different simultaneous assignments are never to the same node. Also as in the atomic case, an execution
is any live, safe calendar. We use the definition of enabledness developed in Section 5.2. To make the model
easiest to implement, we only require (for safety) that each event be enabled at the earlier of tn or tp.
At first sight, this choice of enabledness might appear to complicate analysis. However, the following theorem,
based on an argument combining nonatomic stability and continuity, shows that our analysis can assume the
event is enabled at both times:
Theorem 2 (Nonatomic Enabledness) If the observation theorem can be proved assuming that each event
(r, tn, tp) in a nonatomic execution is enabled both at time tn and at time tp, then the theorem also holds if it is
only assumed that such an event is enabled at time min(tn, tp).
Suppose the theorem did not hold without the assumption. Then there is some execution L in which the
guard is satisfied at tn but not at tp, with tn < tp (without loss of generality). Consider such case(s) with earliest
tp. Create a new execution by moving the sub-assignment Sp earlier, to time tn. By assumption, the proven
theorem now holds up to time tn + . By nonatomic stability, Sp is still enabled after time tn at a new time
tn + 
′, for some ′ ≤ . We continue delaying Sp and applying the proven theorem until Sp reaches tp, its original
time, showing that the guard was satisfied at time tp.
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6.5 Choice of Observation Rule
In the nonatomic implementation, each assignment event (r, tn, tp) spans the time interval between tn and tp. To
have an observation theorem, we need to map each such time interval to a single, atomic timestamp. There are
many workable possibilities, since the atomic timestamps can be globally rescaled without affecting the logical
correctness of the result.
Fortunately, we get a true theorem by choosing a simple rule that selects, among tn and tp, the time at which
propagation is enabled. There are two major justifications for this:
1. Had we chosen the time of the event that occured after propagation was enabled, then the event might not
have appeared in the observed calendar until after some other event that depended on it, violating safety.
2. By having propagation enabled at the same times in both the nonatomic and atomic calendars, we avoid
the complication of measuring propagation delays in a nonatomic behavior, by measuring them in the
observed atomic behavior instead.
Assigning 1 to yn enables the n-transistors in the following stage, while assigning 0 to the same variable disables
those n-transistors. Thus for each nonatomic assignment S (of the form y := v), the enabling sub-assignment
SE and disabling sub-assignment SD depend on v, as shown in the following table:
S SE SD
y ↑ yn ↑ yp ↑
y ↓ yp ↓ yn ↓
If we define tE as the timestamp of SE, and tD as the timestamp of SD, we can write our observation rule φ
as a projection:
φ(r, tE , tD)
def
= (r, tE)
6.6 Transmission Errors Are Ruled Out
If the observation theorem holds, the sub-assignments to a variable implementing one assignment cannot be
interleaved with the sub-assignments to the same variable implementing another assignment. For example, if
both xn↑ and xp↑ are 1, they must both be assigned 0 before either can be assigned 1 again. A transmission
error is a violation of this assignment pattern. It has been proven that if transmission errors are the only type
of errors possible, then there are no transmission errors[5]. Since we make no such assumption in proving our
observation theorem, we will need a stronger result about transmission errors.
In the language of P/N-fork calendars, we will now show that for each node y, the set of all time intervals of the
form [tD, tE ] and [tE , tD], taken over all events (· · · y := · · · , tE, tD), do not overlap. We define a transmission
error as an event whose time interval overlaps with the time interval of an earlier event assigning to the same
node. We prove the following fact about transmission errors:
Theorem 3 (Transmission Errors) If the observation theorem can be proved assuming no transmission er-
rors, then it holds even if transmission errors are modelled.
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Assume the observation theorem is proven using the assumption of no transmission errors. Suppose (for a
contradiction) that some execution L has transmission errors, and consider the earliest sub-event e of the earliest
transmission error. We can assume that e = SE (if e = SD, then e was enabled at the same time as SE, so
there is a similar execution where SE uses the timestamp of SD). SE is a transmission error because it comes
between two sub-events TD and TE that assign the same target as SE but the opposite value. By the nonatomic
stability portion of the observation theorem, the guard of T holds continuously between the timestamps of TD
and TE . Clearly the guard of S holds at some point in this interval, by atomic stability. Therefore there is atomic
interference.
We will assume the absence of transmission errors when we prove the signal lemma (sections 6.11 and 8.1).
6.7 Method of Ruling Out Execution Errors
The second clause of the observation theorem states that given any execution L of the implementation, its
observation H (a calendar in the specification model) must be an execution. In other words, it must satisfy
safety and progress.
Progress of H is guaranteed by the following:
1. Signal Lemma. Find a simple relationship between state in L and state at the same time in H. The
signal lemma holds until the time of the first transmission error, so transmission errors must first be ruled
out.
2. Check that indefinite enabledness (i.e., enabledness forever after some time) in H implies indefinite
enabledness in L.
Safety of H is proved by contradiction: Suppose H contains an unsafe event, and consider the earliest such
event. This event was enabled in L but not in H. Before we take this to a contradiction, we simplify the problem
by partitioning it into two VDD regimes.
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6.8 The VDD Parameter
As discussed in section 5.1, we analyze an analog signal using the times when the signal crosses the VTn and VDp
thresholds. If we change VDD, we change the relative positioning of these two thresholds, and hence we change
the time ordering of the two sub-assignments:
<DD VTn+p
VDp
VDD VTn+p
VDp
VTn
tD
tD
tE
tE
VTn
>V
Figure 15: The relative timing of enabling and disabling sub-assignments is affected by the choice of VDD.
The change from one behavior to the other occurs when VTn = VDp, in other words, when VDD equals the
threshold sum VTn+p, defined thus:
VTn+p
def
= |VTn|+ |VTp| (1)
6.9 Low VDD Versus High VDD
Notice that by talking about the times of SE and SD (instead of directly about the times of transitions on xp
and xn), we have obtained an SE, SD ordering which (for fixed VDD) is independent of the transition sense:
case VDD range SD, SE order
Low VDD VDD < VTn+p SD;SE
High VDD VDD > VTn+p SE;SD
The proof of the observation theorem will differ substantially between the low VDD and high VDD cases.
Intuitively, this difference comes from the effect that the SE, SD ordering has on the semantics of the state
between these two statements. If SE comes first, the intermediate state (which we call “X”) of the nonatomic
implementation of the target variable enables (i.e., turns on) both N and P transistors, while if SD comes first,
the intermediate state (“Z”) enables neither transistor type. For short, we will sometimes say that a “nonatomic
variable x” has the value X or Z; what this means is that the variables xn and xp have the values in the following
table:
x (nonatomic) xn xp notes
0 0 0 stable state, all transistors see 0
X 1 0 intermediate state, high VDD only
Z 0 1 intermediate state, low VDD only
1 1 1 stable state, all transistors see 1
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6.10 Progress Holds in the P/N-Fork Model
Before we restrict the P/N-fork model, we separately handle the portion of the observation theorem which states
that atomic observations of nonatomic executions satisfy progress. Proving this portion without restricting to
the low- or high-VDD case will make it easier to integrate the two cases in section 10.
Theorem 4 (Progress) If the observation theorem can be proved except for the progress portion, then the
progress portion holds as well.
Suppose not: suppose some nonatomically stable and noninterfering execution L without transmission errors
has safe atomic observation H not satisfying progress. After some time t0, some rule g → S is indefinitely enabled
in L but not in H. This is because of some nodes used in g that are Z in L. Since there are no transmission
errors, each node is only temporarily Z, and there is an infinite sequence of intervals during which some of these
nodes have value Z, covering (t0,∞). Each interval has the form [tD, tE). We produce a new execution in which
the tD are delayed to come within  of the tE. This produces pulses in g, contradicting nonatomic stability.
6.11 Observation Theorem Proof, Low VDD Case
The low-VDD case is much simpler to analyze than the high-VDD case, because the unsafe behavior shown in
Figure 8 does not occur, as there are no X states (only 0, 1, and Z). This will allow us to prove the low VDD
observation theorem without using any assumption about slewrate or feedback delay timing. We will only have
to assume that there are no self-invalidating gates. In other words, no node can be the input and output of
a single gate, as guaranteed by Martin Synthesis[1].
We now prove the following four results about the nonatomic execution L of any stable, noninterfering,
self-invalidating-gate–free PRS:
1. L is nonatomically stable: For each rule g → SD;SE , whenever g holds, it continues to hold until SE.
2. L is a noninterfering execution.
3. Safety: H (the observation of L) is safe.
4. H satisfies progress.
As discussed in subsection 6.7, we begin an observation theorem proof by relating the state of an implemen-
tation execution with its observation:
Lemma 1 (Signal, low VDD case) Consider any low VDD execution L (i.e. an execution with all events sat-
isfying tD < tE) and its observation H, and any signal x. Whenever x has the value v in H, the value in L is
either v or Z.
Proof: By induction on timestamps. Recall from Section 6.6 that there are no transmission errors. Clearly
the hypothesis holds initially. After that, each assignment to x is implemented as SD followed by SE . The first
sub-assignment makes x = Z in L, preserving the hypothesis. By our observation rule, the second sub-assignment
assigns the same value (0 or 1) to x in both L and H, also preserving the hypothesis.
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The low-VDD signal lemma says that H always enables at least the guards enabled in L, if not more. As
we will see, this property guarantees that if H is a stable, noninterfering execution, then so is L. For easier
integration with the high-VDD case in Section 10, however, we will get this result by way of argument about L
and a more-enabled nonatomic execution L′, rather than the atomic observation H. For the low VDD case, we
will simply let L′ = H, but the following lemma does not assume that:
Lemma 2 (More-Enabled Execution) Suppose L is a nonatomic execution with no transmission errors, and
consider any nonatomic calendar L′ which is obtained from L with only the state modifications Z → 0 and Z →
1, by delaying each SD event to the time of the associated SE event. L
′ is nonatomically safe.
Proof: Each SD event is enabled at time tE in L, by Nonatomic Enabledness (Theorem 2). The event is
therefore also enabled in the more-enabled calendar L′.
Lemma 3 (More-Enabled Transient) Consider any L and L′ as in the execution lemma. Suppose further-
more that L′ has observation H, an execution. If L′ is nonatomically stable and noninterfering, then so is
L.
Proof: Any interference in L is also an interference in the more-enabled execution L ′.
Now suppose for a contradiction that nonatomic stablity is violated at time t. I.e. suppose that in L, some
g is disabled just after time t, with no intervening SE :
L : . . . {g}; . . . (no SE) . . . ; {time t} T ; {¬g}
Thus g is disabled as a result of some statement T executing at time t in L. If T = ∗E (i.e., if it is some enabling
sub-assignment) then the observation has an instability, but the PRS was stable, so we must have T = ∗D. And
we must have ∗D 6= SD, because otherwise g → S is self-invalidating. Then we can obtain a new partial execution
(up to time t) by changing ∗D; {¬g} to ∗D; ∗E ; {¬g}. Notice that ∗E now occurs before an intervening SE , so
the observation has an instability, which is a contradiction.
To prove the low-VDD observation theorem, we first notice that L
′ has (for each event) tD = tE , so L
′
is essentially its own observation. By the more-enabled execution lemma, L ′ is a nonatomic execution, and
therefore H is an atomic execution, which is by assumption stable and noninterfering. By the more-enabled
transient lemma, L is therefore stable and noninterfering.
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7 Constrained P/N Fork Model
While we have just proved the low-VDD observation theorem without assuming slewtime constraints, we clearly
must introduce such assumptions in order to prove the high-VDD theorem: without the assumptions, the system
shown in Figure 7 has unsafe transitions, and hence the theorem is false. We therefore add the necessary
assumptions, and proceed to analyze these unsafe transitions, with the goal of proving the safety portion of the
high-VDD observation theorem.
7.1 A Closer Look at Slewrates and Feedback Delays
To better understand the conditions under which the circuit in Figure 7 fails, we analyze the C-element in the
P/N fork model, as shown below:
a
xn
xp
yx
Figure 16: System of Figure 7 in the P/N fork model
As discussed in Section 1, there can be extra transitions on y during the time interval when x enables both N and
P transistors. For example, for a downgoing transition in the P/N fork model, this interval is the time between
xp↓ and xn↓. Failure can occur if the length of this interval (i.e., the slewtime of x↓) is longer than the feedback
delay from xp↓ back to a, as shown below:
{steady state with a = x = 1}; xp↓; {a y}; y↑; a↑; y↓; xn↓
feedback delay
slewtime
Figure 17: Trace in which unsafe event y↓ occurs.
(the notation {a y} means that unless there are further xp or xn changes, the node y always eventually
becomes ¬a).
30
In this example, the designer made a safety assumption. He assumed that the event following xp↓ by a
slewtime would occur before the event following xp↓ by a feedback delay:
safety assumption
p
xn
a
feedback delay
slewtime
x
Figure 18: Safety assumption violated in the trace shown in Figure 17
The remainder of this paper is chiefly dedicated to proving that this assumption guarantees the correctness of
the high VDD implementation of any stable, noninterfering PRS. We will do this by supposing (for a contradiction)
that some unsafe event occured despite the assumption, and we will find that in that case there was in fact no
feedback path and the atomic specification allowed behaviors with instabilities.
Before we can make this argument formal, however, we must formulate the safety assumption as a property
of general PRS. To be useful as a design rule, it should be a static property. And since it refers to the physical
delays of a circuit’s behaviors, we must annotate our PRS with delays, over which our static property can then
be defined.
7.2 Minimum-Delay Annotations
We will define minimum-delay annotations with semantics in both the atomic timestamp model and the P/N
Fork model. A priori, in both models, the absolute values of the timestamps are meaningless, as all timestamps
can be scaled without changing the safety or progess of a trace. However, as noted in Section 4.2, it is convenient
to give new meaning to these timestamps as physical event times. Thus our delay annotations (which represent
physical delays) will directly restrict timestamps:
Definition 1 (Minimum-Delay Annotation) A (Minimum-)Delay–Annotated PRS is a PRS, having
rule set R, together with the delay annotation α : R → R+. An atomic execution has valid delay tim-
ing if and only if the time at which a rule r is enabled and the next earliest time at which r is executed is always
at least α(r).
We choose to define delay-annotation semantics in the atomic model, since such a semantics naturally extends
to the nonatomic model: an execution has valid delay timing in the nonatomic model if and only if its observation
has valid delay timing in the atomic model. This gives the expected nonatomic semantics because we chose our
observation rule (Section 6.5) so that the atomic timestamp would be equal to the time at which propagation
was enabled in the nonatomic model.
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7.3 Propagation Paths
We now describe feedback delays in terms of the annotations developed in the previous subsection. The delay
annotation semantics we have just chosen restrict the time between the enabling of a rule’s guard and the next
execution of the same rule. By applying this restriction along successive stages of a propagation path, we can
determine delays between events separated by a propagation path:
Definition 2 (Rule Dependence) A rule g → y := v depends (positively) on rule g ′ → y′ := v′ if there is
some assignment of binary values to nodes such that changing y ′ to v′ causes an increase in g.
Definition 3 (Propagation Path Length) A propagation path p is any sequence of rules, such that each
rule depends on the previous rule in the sequence, if any. The length α(p) of the path is the sum of α(r) over
all rules r in the sequence after (i.e., excluding) the first rule.
These are static properties, as it is not necessary to simulate the system in order to determine whether two
rules are dependent and form a path.
7.4 Minimal Perturbation
For a stable production rule set, the length of a propagation path is a lower bound on the time between events
whose rules are the endpoints of the path. However, we do not bother proving this fact, since we will actually
need a more powerful property: if we perturb any (atomic timestamp) execution by delaying an event e1, this
need not change any other event e2 until after a time of at least the propagation path length from e1 to e2. Before
we show this fact (in Section 7.5), we formalize perturbation.
We can perturb an execution H given any set E of events, and positive delay amount δ. An execution
perturbed according to ∆
def
= (E, δ) is defined as follows:
Definition 4 (∆-Perturbation) A Delta-Perturbation of H is any execution which agrees with H with the
following exceptions only:
1. all events in E have been delayed by δ, and
2. some other events may be delayed.
Definition 5 (Minimal Perturbation) Given ∆, the Minimal (Delta-)Perturbation H∆ is the unique per-
turbed execution in which all transitions are minimally delayed. Formally, H∆ is minimal in the sense that
there is no ∆-perturbation H ′∆ and bijection φ : H∆ → H
′
∆ such that φ preserves rules and never increases a
timestamp.
We now prove that this is a proper definition. In other words, we prove that H∆ exists and is unique.
Clearly a ∆-Perturbation exists: the entire execution can be translated by δ. There must be a unique minimal
∆-Perturbation; otherwise we would consider the earliest time at which two assumed minimal ∆-Perturbations
disagree, and show by stability that events were unnecessarily delayed in one of them.
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7.5 Propagation Property
We can now formally state the property (introduced at the beginning of the preceding Section) that events need
not be delayed until after the duration of propagation from the perturbed transition:
Theorem 5 (Propagation Property) Consider any PRS with atomic execution H and perturbation ∆. If a
transition e occured at time t(e) in H but was delayed in H∆, then there must be a propagation path from some
e∆ ∈ E to e of length at most t(e)− t(e∆).
To prove this property, we begin by considering a method of constructing H∆. We begin with an empty event
set H0, and we create a chain of partial executions by adding events from H one at a time, delaying them as
necessary to satisfy ∆-perturbation and timing validity. To obtain Hi+1 from Hi, consider the earliest event e
in H that has not yet been mapped. Map e to a new event in Hi+1 according to the following cases:
1. If e /∈ E, and Hi ∪ {e} is an execution with valid timing, then simply let Hi+1 = Hi ∪ {e}.
2. If e ∈ E, then let Hi+1 = Hi∪{(r(e), t(e)+δ)}. Hi+1 is an execution because the new event was added after
the last event in Hi. At this time, its state matches the state before e in H, because the same assignments
have occured in the same order.
3. If e /∈ E, but Hi ∪ {e} is not an execution or does not have valid timing, then move the event to α(r(e))
after the latest preceding time at which it was not enabled. There is such a latest time because (as argued
in case 2) e is enabled eventually.
Case 2 assumes that events are never delayed by more than δ. This can be shown by induction on i: the
hypothesis holds initially, and in each of the three cases the hypothesis is preserved.
We first prove that the limiting execution
⋃
i Hi is a minimal perturbation, so that H∆ =
⋃
i Hi. Suppose
otherwise, and consider the first event e that’s earlier in H ′∆. H
′
∆ is a ∆-perturbation, so e /∈ E. e was moved
in H∆ to satisfy delay timing or safety. But by assumption, H∆ agrees with H
′
∆ up to time t(e), so e violates
delay timing in H ′∆.
Now we prove the theorem, by constructing a propagation path from e∆ to e, for any e delayed in H∆. Let
e0
def
= e. We construct a propagation path in reverse: r(e0) is the end of the path. By induction, we construct a
sequence of k + 1 delayed events ek, . . . , e0, with e∆
def
= ek ∈ E, and with r(ek), . . . , r(e0) a path. The base case
holds as e0 is delayed and forms a trivial path. For the inductive step: ei was delayed, but since H∆ is minimal,
ei could not be moved any earlier, owing to rule dependence on some other delayed event ei+1. The inductive
step fails when some ek ∈ E. At that point, we have constructed a path of length at most t(e0)− t(ek).
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7.6 Slewtime Annotations
In addition to delay annotations, we add slewtime annotations to our PRS. Unlike delay annotations, however,
slewtime annotation semantics only make sense in a nonatomic model:
Definition 6 (Slewtime Annotation) A Slewtime-Annotated PRS is a PRS, having rule set R, together
with the slewtime annotation τ : R → R+. A high VDD P/N-fork execution has valid slewtime timing if
and only if each event (r, tE , tD) satisfies tD − tE ≤ τ(r).
7.7 Interference in Combinational Transitions
The unrestricted P/N fork model yields undesired interference in combinational gates: If a single node change
in a guard g simultaneously increases g while decreasing the opposing guard q, there will be interference while
that node is X. We therefore restrict the behavior of gates in which a node x is used in both the PUN and PDN:
x
xn
xp
(p−trans)
PUN
PDN
(n−trans)
y
Figure 19: In a typical gate, each input x is used in complementary guards with a common target.
We use a previously known solution to this problem in which combinational gates have a single input threshold
[2], hence effectively removing the extra copy of the input variable introduced by the P/N fork model in this
case. Unlike prior efforts, however, we do not require that specific gates be identified as combinational, as some
common gates exhibit both combinational and dynamic behavior, depending on the state and input changes. We
instead identify each transition as either combinational or not:
Definition 7 (Combinational Transitions) A P/N fork behavior L satisfies the combinational transi-
tion constraint if each gate with some guard g, some opposing guard q, and some target y satisfies the following:
Consider each event with target y that executed at some time t when q was enabled. For each term that occurs
both in g and in q and is X at time t, we require the transition on that node to be completed at time t.
This definition does not in general require that transitions on combinational gate inputs be atomic, but it at
least truncates their slewtime so as to remove interference on the output. The implementor is of course free to
guarantee a more restrictive assumption.
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8 Proof of the High VDD Observation Theorem
We begin the proof of the high-VDD observation theorem by proving the progress portion of the statement.
Consider any high-VDD P/N-Fork execution L with valid (delay and slewtime) timing, as developed in the last
section. We prove that its observation H satisfies progress.
8.1 Progress
As in the low-VDD case, there is a simple relationship between the state of a nonatomic system and the state of
its observation. The only difference is that during the slewtime interval the state is X instead of Z:
Lemma 4 (Signal, high-VDD case) Consider any high-VDD execution L (i.e., an execution with all events
satisfying tD < tE) and its observation H, and any signal x. Whenever x has the value v in H, the value in L
is either v or X.
Proof: By induction, similar to low-VDD case.
As in the low-VDD case, the the only permanent states are 0 and 1, in which L and H agree; hence H
progresses if L progresses. (We could have just used the Progress Theorem, but we needed the Signal Lemma
anyway).
8.2 The Slewtime Constraints
As explained in Section 7.1, the observation theorem does not hold in general for high-VDD unless we assume
that the slewtime of a transition is at most the feedback delay of that transition. We can now state this formally,
in terms of the annotations and propagation paths we have defined:
Definition 8 (Safety Constraint) A PRS satisfies the safety constraint if it has delay and slewtime anno-
tations such that for all propagation paths p such that some rule r (not necessarily in the path) depends negatively
on the starting point of p but positively on the final point of p,
τ(r) < α(p)
Paths p containing (but not being themselves) cycles need not be considered, as such p are longer than the same
p without the cycles, so such p add no new constraints in that case.
We will also need the following:
Definition 9 (Noninterference Constraint) A PRS satisfies the noninterference constraint if it has
delay and slewtime annotations such that for each rule r with opposing rule r ′, and each negative path p from r
to r′,
τ(r) < α(p)
A negative path is a path in which the first dependence is negative, and the rest are all positive.
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8.3 Safety
Suppose H contains an unsafe event, and consider the earliest one, e. As noted in Section 6.7, this event was
enabled in L but not in H, at some earliest time t. The event was not enabled H either because it was vacuous
or because the guard was not enabled. If e is vacuous in H but not in L, the difference is due to the target’s
being X, but this type of vacuous event was ruled out in Section 5.2. Therefore we can assume the guard is to
blame.
By the signal lemma, the guard g of rule r(e) can only be enabled if some of its input nodes are X; call this
node set P . Let S0 and S1 denote the sets of nodes used in g having the values 0 and 1, respectively, at time t
in L. Notice the following three facts:
1. For small , g becomes enabled in H at time t −  if the nodes in P are changed to the values they had
before their last assignment.
2. The last assignment (before time t) to each node p ∈ P , of value v, occured during the time interval
[t− τ(p, v), t). Let R denote the unique set of rules responsible for these assignments. I.e.,
R
def
= {r : r = · · · → p := v, where v is the value of p at time t in H}
3. g is disabled in H at time t so long as S0, S1 and P have their original values at time t.
We now ask the question of what happens if we delay the assignments to P (in H) such that g is enabled at
time t−  (by fact 1). There are two possiblities:
1. S0 and S1 are “protected” by feedback delays. Let S∗ denote the set of latest rules affecting S0 and S1 at
time t. If all propagation paths from R to S∗ have length at least τ(R)
def
= maxr∈R τ(r), then, by minimal
perturbation, the changes to H do not affect S∗ until after time t. With these changes, g is momentarily
enabled over [t− , t), showing that the atomic specification allowed unstable behavior.
2. If some path is short enough such that some S∗ is affected, then the slewtime constraint (Definition 8) is
violated for some rule in S∗.
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8.4 Nonatomic Noninterference
For a contradiction, consider the earliest time t which is (arbitrarily close to) a time at which some guard g and
its opposing guard q are simultaneously enabled in L. We can assume H is an execution up to time t. Since H
is noninterfering up to time t, at least one of the guards, say g, is enabled only because one of its nodes is X.
As in the safety case, we attempt to delay the X nodes in g until after q. q is not affected (by time t) because
of the noninterference constraint, so we find a perturbed H which is an interfering execution (up to time t), a
contradiction.
But wait, don’t we know that this argument breaks unless we introduce ratioed transitions? Indeed, there is
a problem if the nodes whose transitions are moved in g also occur in q, and that case is ruled out with ratioed
transitions. (This case did not come up in the safety argument, because the sets P , S0 and S1 were disjoint by
construction).
8.5 Nonatomic Stability
Finally, we must show that whenever a guard g is enabled in H, it remains true until both sub-assignments on
the target y have completed, at times tE and tD. Assume for a contradiction there is a nonatomic instability,
and consider the earliest one. We can assume H is an execution until the time of the instability, and therefore
that g holds until tE . If g did not also hold until tD, we perturb H by delaying the target without affecting the
impending guard invalidation:
H:
tDtE
g
y
yH (perturbed):
L:
Figure 20: Under the safety constraint, if there is a nonatomic instability, the target can be delayed without
affecting the guard invalidation.
The atomic assignment to y is then an unsafe event, which is a contradiction. .
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9 Design Examples
9.1 Slewtime Constraints for CMOS Implementable Rules
So far we have not placed any restrictions on the boolean formulas used in guards. To be directly implementable
as CMOS transistor networks, however, pulldown guards must be positive monotonic, and pullup guards must
be negative monotonic. This restriction is called CMOS implementability[1]. With this restriction, a rule can
only depend on a rule of opposite target value. A path with an odd number of edges connects rules of opposite
target values, while a path with an even number of edges connects rules of similar target values.
Consider the high-VDD safety argument (Section 8.3) for a rule in a CMOS-implementable PRS. Suppose
(without loss of generality) that the unsafe rule is a pulldown rule. The rule was unsafely enabled because nodes
in the set P were X; in this case their last assignment was of value 0 (because by assumption they are 0 at time
t in H). To create a contradictory pulse, some nodes in S1 (which were last assigned 1) must not be delayed. So
the argument only relies on the path from P to S1, which has an odd number of edges.
The Noninterference constraint is similar. Since all of our examples are CMOS Implementable PRS, we only
consider paths of an odd number of edges in this section. For example, we would not need (or want) to consider
the path from x to y in the following circuit:
C
x
y
Figure 21: Paths of an even number of edges need not be considered in CMOS-Implementable PRS
It is important that we rule out such paths from consideration, because short paths of this form common in
completion trees.
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9.2 Cyclic Constraints
The most common path requiring a constraint is the path formed when an odd number of gates form a cycle. If
each gate in a cycle has the property (as is usually the case) that each input is used in both the PUN and PDN,
then there will always be both a safety constraint and a noninterference constraint for that cycle:
+
+
+
−
Path dependence
Positive dependence
Negative dependence
Legend (Safety Constraint)
g
(possibly unsafe)
qR
PDNPUN
S
PDN PUN
PDN
+
−
+
+gate 1 gate 2
(constrained slewtime)
gate 3
Figure 22: Safety constraint for a gate in a ring of 3 gates.
gate 2
q
PUN
g
PDNPUN
S
PDN+
gate 1 gate 3
interference)
(possible
−
+
(constrained slewtime)
Figure 23: Noninterference constraint for a gate in a ring of 3 gates.
As the cycle increases in number of gates, the two constraints converge to a single constraint (and of course
that constraint becomes easier and easier to satisfy).
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In such cycles, the path from R to S∗ is through r. In this case, the path has the same length as a cyclic
path through S∗, since in our annotation system, r has the same delay from all rules that it depends on:
r(e)
S
*
R
Figure 24: The length of a path from R to S∗ is the same as the length of a cycle through S∗
This might be a useful simplification for a design-rule checking tool.
9.3 Isochronic Non-Directed Cycles
The path from R to S∗ is not always through r. In fact, some of the shortest (and therefore hardest to implement
properly) paths connect an isochronic fork[1] to another node feeding the same gate. For example, the PRS
represented below is atomically safe in the case where initially x = 1 and y = 0, and then x changes:
y
x
Figure 25: Glitch caused by atomically safe isochronic non-directed cycle.
Such constructs must be carefully designed when implemented in real circuits.
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9.4 PCHB
We now consider the Pre-Charge Half-Buffer (PCHB)[6], a high-performance domino-logic pipeline stage devel-
oped by Andrew Lines and used extensively in the MiniMIPS[3]:
Ce
C
Sum Logic Carry Logic
A
B
C
Se De
Inputv
Se De
S0
S1
D0
D1
en
Sv Dv
C
en
Ae
Be
Figure 26: PCHB Full Adder circuit.
Counting delays in terms of gate transitions, the following 14-transition cycle has the longest delay:
A↑; Av↓; Inputv↑; en↓; en↑;Ae↓; A↑
(We write only the first half of the cycle, since the second half is the same except that ↑ is swapped with ↓).
This cycle occurs when the PCHB is connected to another PCHB on its left interface (A,B,C).
This cycle limits the throughput of the circuit[6]. This cycle is also a limiting constraint on slewtime (of
the type discussed in section 9.2). Therefore no slewtime in the circuit can be more than 7 transitions. In the
MiniMIPS, this was achieved by limiting the capacitance on each circuit node, and checking the simulation with
alint[4].
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9.5 PCFB
The Pre-Charge Full-Buffer (PCFB) implements an HSE with fewer timing constraints than the PCHB, and is
used when more performance is needed or when variations in pipeline timing must be absorbed[6]:
en
C
C
CSum Logic Carry Logic
A
B
C
Se De
Inputv
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S0
S1
D0
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Sv
Dv
Figure 27: PCHB Full Adder circuit.
The input completion is the circuit combining the input validity inputv and output validity Sv,Dv
to produce the input acknowledges Ae,Be,Ce. While the input completion of the PCHB awaits the validity of
all inputs and outputs in both the setting and resetting phases, the input completion of the PCFB awaits the
output validity only in the setting phase. This saves two transitions in the resetting phase, allowing the PCFB
to run at 12 transitions per cycle.[6]
While the performance has improved by a factor of 14/12, the slewtime constraints have tightened by a factor
of 7/5, as the shortest cycle through the input completion now has 5 gates on it. In addition, there is now a
cycle internal to the PCFB control circuitry (en,Ae,Ae ) with just 3 gates on it. This cycle does not limit
performance, but imposes an even tighter slewtime constraint. This problem can be slightly eased by inserting
two inverters on Ae . However, the effect of nonatomic transitions is still harder to control for the PCFB than
it was for the PCHB, even considering the performance improvement.
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10 Integrating the Low-VDD and High-VDD Theorems
We have now proven the observation theorem assuming no X states (low VDD case), and we have separately
proven it assuming no Z states (high VDD case). Usually, for performance reasons, a chip is operated squarely in
the high VDD region. However, a strength of QDI circuits is that they are robust to supply voltage changes, and
function properly for low VDD as well. Another strength of QDI circuits is their robustness to local parameter
changes; for example, part of a chip can run slower (due to manufacturing variation, say) without affecting
correctness the speed when that part is not in use. It is natural, therefore, to ask whether the observation
theorem holds when some parts of a chip are behaving as in the low-VDD case while others are behaving as in
the high-VDD case.
In fact, we need not designate some circuits as high-VDD and others as low-VDD; the circuits can change
from one regime to the other as time progresses. However, to avoid failures, we clearly must impose delay and
slewtime constraints on the circuits when they behave as high-VDD circuits. We now examine how to apply our
high-VDD timing validity definitions to general P/N fork behavior:
1. It is difficult to separate the delay constraints, since these apply to loops which may have both types of
behaviors on a given execution. Fortunately our original definition makes sense for both low-VDD and
high-VDD, since it only refers to the atomic observation H. We therefore assume, for our new observation
theorem, that H has valid delay timing (as defined in Section 7.2).
2. The slewtime constraints should apply to those transitions in which SE precedes SD (as in high-VDD) but
not to those in which SD comes first. Fortunately, if we reinterpret our original definition (from Section 7.6)
as applying to general P/N fork behavior, we find that the latter type of transition is unconstrained, as
desired (because tD − tE < 0 in that case).
We now prove the general observation theorem for any stable PRS with no self-invalidating rules, with anno-
tations satisfying the safety and noninterference constraint (Section 8.2). We consider any nonatomic execution
L with ratioed transitions (Section 7.7) and valid timing, according to the definitions we have just justified.
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We painstakingly structured the low-VDD proof into two lemmas (see Section 6.11) so that we could wrap
this proof around the high-VDD theorem:
LH=H’
atomic execution
nonatomic
nonatomic
More−Enabled
transient errors
More−Enabled
High DDV
Observation Theorem
has no
Transient LemmaExecution Lemma
calendar L’
execution L
remove Z
states
is an executionL’
is an
Figure 28: Flow of structures through integrated observation theorem proof. Low-VDD proof has been wrapped
around the high-VDD theorem, yielding a more general result.
To apply these two lemmas, we first remove Z states from L by delaying all tD satisfying tD − tE < 0 (for
that event) so that tD = tE , obtaining L
′. Clearly L′ has valid slewtime timing assuming L did. By the first
of the low-VDD lemmas, L
′ is also an execution. We can therefore apply the high-VDD theorem to L
′, yielding
the first result: that H is an execution. By the second of the low-VDD lemmas, L is nonatomically stable and
noninterfering.
10.1 Observation Theorem for the Multi-Atomic Models
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11 Properties of Global Time
As noted in section 3.8, global time is convenient for the type of timing analysis that is necessary when non-
atomic transitions are allowed. Global time allows us to easily compute the delay between any two events α and
β: it’s simply t(β)− t(α). Have we lost any generality of our results by employing global time? Will our theory
be outdone in the same way that special relativity was outdone by general relativity? Might some behaviors
have a non-embeddable curved geometry?
We prove that these problems do not arise in the setting of semantics of concurrent systems. Furthermore,
we argue that semantic models without global time are unnecessarily complicated. Of course, when analysing a
particular system’s behavior, one is free to ignore global time, as one does in Martin Synthesis. But we encourage
the use of global time in concurrent systems semantics, as a general rule.
Specifically, we show that global time is fully compatible with any semantics of PRS which allows non-trivial
HSE specifications to be implemented. We begin with only the basic (and previously formulated[1]) assumptions
about PRS semantics that we have stated in section 2.4. We briefly restate those assumptions here:
1. An execution is a set of PR firings. The firings of each rule form a sequence.
2. When a rule executes it assigns its target value to the target; node values can only change through rule
execution.
3. An execution must satisfy liveness and safety.
11.1 The Successor Relation
To construct an execution (or to decide if a calendar is an execution) we must repeatedly evaluate PRs. A PR is
always evaluated in some context. We do not have to assume that this context is global. For simplicity, we will
assume that the context involves all terms appearing in the PR’s guard. We argue, using only this assumption,
that PR firings should be related by a successor relation (such as the one previously used[1]).
Suppose a rule r = a → · · · executes. We assume r must be evaluated in a context where a is well-defined.
Clearly, this implies that it is executed after some rule · · · → a↑ but before the following · · · → a↓. Continuing the
example, suppose the aforementioned firings are named r6, a↑3, and a↓3. We can express the ordering constraint
on these firings as follows:
a↑3 < r < a↓3 (2)
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11.2 The Partial Order
We now claim that the “<” relation should be transitive. Suppose for a moment that the relation were not
transitive, and consider the following PRS:
a → b↓ (3)
¬b → a↑
Suppose the initial values are a = 0 and b = 1. Since no rule is enabled, we expect this to be a steady state.
However, the following set of relations are an execution:
a↑0 < b↓0 (4)
b↓0 < a↑0
And we find the contradiction that a↑ < a↑. Just about the simplest way to avoid this problem is by requiring
the “<” relation to be transistive[2]. We can define the partial order “≤” which holds when either “<” or equality
holds.[2].
We conclude that the partial order is one of the weakest possible definitions of an execution. There are weaker
definitions (section 11.7) but these are considerably more complicated, and yet they will not escape our general
results about global time.
11.3 Multiple Partial Orders May Be Required
The behavior of a stable, non-interfering PRS is not in general expressible as just a single partial order. Consider
the following PRS:
true → a↑ (5)
true → b↑
a ∨ b → y↓
No partial order can contain the following two sequential executions:
a↑; y↓; b↑ (6)
b↑; y↓; a↑
without also allowing unsafe calendars. In particular, to contain both of the above executions, the partial order
can contain neither a↑ ≤ y↓ nor b↑ ≤ y↓. Partial order semantics of a PRS must therefore consist of a set of
possible partial orders.
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11.4 Topological Embeddability in Global Time
We now show that a set of partial order behaviors is equivalent to a set of embeddings on the real number
line. Thus we do not lose any generality (compared to a partial order model) by using the timestamp model we
introduced in section 4.2.
Furthermore, we prove that there is a one-to-one correspondence between sets of partial orders and the
(simpler) nonempty sets of embeddings on the real number line having topologies given by those partial orders.
This amounts to two statements:
1. Every partial order (over a countable set of events) has at least one embedding of the events on the positive
real number line which is order-satisfying, and in which events a and b have the same timestamp if and
only if a ≤ b and b ≤ a.
2. No two partial orders have exactly the same set of embeddings.
To prove the first result, we start with an empty embedding (i.e., no event has a timestamp yet). Since the
events form a countable set, we can insert them one at a time, maintaining the invariant that our embedding
satisfies the hypotheses. We insert each new event e immediately after the latest event l such that l ≤ e, except
that we let t(l) = t(e) if and only if e ≤ l.
We now show that this procedure maintains the invariant. Clearly the invariant holds for events occuring
after (or at the same time as) e. Now suppose some event l ′ occurs strictly before e. We must rule out the
possibility of e ≤ l′, so suppose (for a contradiction) that this is the case. e was inserted immediately after l,
and l was inserted immediately after some other event, and this chain l ′ ≤ · · · ≤ l ≤ e eventually goes back to l′.
By transitivity, therefore, l′ ≤ e. We have reached the contradiction that t(l′) = t(e).
To prove the second statement, we show that if we are given a partial order O not containing the relation
a ≤ b, then there is an embedding of this partial order in which t(b) < t(a). This implies the result, because if two
partial orders O,O′ differ then we can assume O lacks such a relation contained in O ′. Clearly the constructed
embedding of O will not be an order-satisfying embedding of O ′.
Consider the minimal partial order M which contains O ∪ (b ≤ a). M contains only relations in O plus
transitive chains including b ≤ a. Suppose (for a contradiction) that a ≤ b is such a chain. Then the relation
a ≤ b must have already been included in O, which is a contradiction. Therefore the embedding of O has
t(b) < (a).
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11.5 Geometrical Embeddability in Global Time
We have just proven that even if timing is of no concern and the underlying model is a set of partial orders, there
is still no loss of generality in introducing global time. Now we consider the case where delays are of concern,
and we prove again that there is no loss of generality in introducing global time, though time-varying delays may
be required.
We make only the following local assumptions:
1. Whenever the delay along a path through the circuit must be locally evaluated (as in section 3.8), it is
always a sum of locally evaluated delays along the edges of the path. Each edge of a path is an ordered
pair of events (e, e′) whose rules have direct positive dependence.
2. The delay depends only on the edge (e, e′), not on the path through the edge.
3. If the delay along two paths through the execution must both be locally evaluated, and both paths have
the same endpoints, then both paths have the same delay.
These assumptions are unfortunately not enough to prove that a global time directly gives the delay between
any two events as t(β) − t(α). For example, there might be two disjoint chains of locally evaluated paths
between events (e, e′), and we do not assume that the delays along the two chains are equal. We could make this
assumption and prove the result.
However, to be more general, we observe that to implement non-trivial specifications, events in an execution
must be partially ordered, and we can embed such an execution in such a way that nonzero delays are mapped
only to nonzero delays. Therefore, we can locally scale all delays in a given execution, so that our constructed
embedding has the specified geometry. We can then perturb the scaling function and explore the space of possible
scaling functions (for example, in an attempt to globally constrain the scaling factor).
We conclude that even if a concurrent system were wrapped around a black hole and had to be analysed
using general relativity, we would still be able to analyse delays using global time, assuming the executions are
still partial orders (this may amount to the conjecture in general relativity that there are no cycles going back
in time).
11.6 Zeno’s Paradox
Recall (section 4.2) that we require the timestamps of a calendar to be sortable into a sequence. In other words,
infinity is the only limit allowed. This assumption ensures that the firings of a single rule form a sequence. It is
also essential in order for all of our inductive proofs to work.
Consider the PRS shown in Equation 4. Suppose the initial values are a = 0 and b = 1. As before, we expect
this to be a steady state. Consider the following atomic “calendar”:
{
(a↑, 1),
(
b↓,
1
2
)
,
(
a↑,
1
3
)
,
(
b↓,
1
4
)
, . . .
}
(7)
Each event is “explained” by the previous one. However, we never get to the bottom of the explanation: there
was always some earlier event that was infinitesimally closer to 0. Just as with intransitive successor relations,
these internal limits give behavior not allowed by the specification. Infinitesimal delays are also non-physical.
Therefore we rule them out.
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11.7 Weaker Definitions of an Execution
We have shown that a single partial order can be represented by a number of global-time–embeddings. Is it
possible that a number of partial orders might be representable as a single construct? Indeed, this has been
shown repeatedly. The eXtended Event-Rule (XER) system[11] is such a construct. In fact, the semantics
of stable PRS allow only a single behavior for the XER system[11]. The XER system is therefore among the
weakest possible definition of an execution, in terms of the number of behaviors it allows.
In addition to the XER system, there are formulations of an execution in which one can select only the infor-
mation that is of concern to the system designer. For example, stable PRS semantics allow only a single behavior
for any continuous, interchange-invariant property of the execution. The sequence of values communicated on a
chip’s output channel is an example of such a property.
To use global time with any of these formulations, simply represent each super-execution by a set of global-
time–embeddings, just as was done with partial orders.
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